CCITY OF PILED

Applicant(s)

Serial No.

O9/846,795

Filing Date — May 1, 2001

Group Art Unit 2829

Examiner Name Ashok K. Sarkar

Attorney Docket No. 125.013US02

AMENDMENTSEP - 5
AND RESPONSE UNDER

TER 2800

RECEI

Title: BONDED SUBSTRATE FOR AN INTEGRATED CIRCUIT CONTAINING A PLANAR INTRINSIC GETTERING ZONE (as amended)

Commissioner for Patents Washington, D.C. 20231

Applicant has reviewed the Office Action mailed on May 20, 2002. In response to the Office action, please consider the following:

IN THE TITLE

Please amend the title as follows:



"BONDED SUBSTRATE FOR AN INTEGRATED CIRCUIT CONTAINING A PLANAR INTRINSIC GETTERING ZONE"

IN THE CLAIMS

Please amend Claims 24, 26, 28, 30, 38, 39, 40 and 46 as follows:

2.4. (Amended Twice) A semiconductor device formed by the method comprising: providing a wafer comprising a monocrystalline semiconductor material;

3

implanting ions of the semiconductor material through a surface of the monocrystalline semiconductor wafer to a selected depth in said wafer, thereby forming adjacent to said surface an amorphous layer of the semiconductor material, said amorphous semiconductor layer extending to a substantially planar zone disposed at substantially said selected depth and comprising monocrystalline semiconductor material damaged by lattice defects, undamaged